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VIPER, the first commercially available,
"verified" microprocessor, has never been
formally verified.
The proof was not completed even though




O,u,r research is a,i,med at ma,ki,ng t h,e ve,rifl-
ca,tion o,f larg,e microprocessors tra,cta,bl_.
• Our objective is to provide a framework in
which a masters-level student can verify
VIPER in 6 person-months.
4
Determining Correot.ness
In VIPER (and most other microprocessors),
the correctness theorem was shown by proving
that the electronic block model implies th,e
m ac ro-level specifi,c ation.
I M;acro' LeVelInterpreter I
T




• Microprocessor verification is done through case analysis on the in-
structions in the macro level.
• The goal is to show that when the conditions for an instruction's
selection are right, the electronic block model implies that it operates
(_orrectly.
• A lemma that the EBM correctly implements each instruction can be
used to prove the top-level correctness result.
The Problem
U nfortu nately,, the one-ste.p
sca_le wel_l beca,use
method doesn't
• The n,um_b,ero,fcases g_.tsl_arge.
I The description of the electronic block
model is very large.
T
Hierarchical Decomposition
I Macro LevelInterpreter I
l
I Micro LevelInterpreter J
• A microprocessor specification can be de-
composed hierarchically.




An abstract model of the different layers in the hierarchy provides a method
ological approach to microprocessor verification.
I The model drives the specification.









We specify an interpreter by:
Choosing a n-tuple to represent the state,
S.
Defining a set of functions denoting
vidual interpreter instructions, J.
indi-
• Defining a next state function, N.
Defining a predicate denoting the behavior
of the interpreter, I.




We verify an interpreter, I with
implementation M by showing
respect to its
M =¢_I.
To do this, we will show that every
in J can be correctly implemented
VjEJ.
M =# (Vt: time.
c(t) _ s(t + n) --j(s(t)))
instruction
by M:





We have designed and are verifying a micro-
computer with interrupts, supervisory modes
and support for asynchronous memory.
The datapath is loosely based on the AMD
2903 bit-sliced datapath.
• The instruction format is very simple.
• The control unit is microprogrammed.
































• The architecture is load-store.
• The instruction set is RISC-like.







Figure 5.2: The AVM-I Datapath
The Phase-Level Specification
The n-tuple representing the state:
Sphas e (mir, mpc, reg,
alatch, blatch, mar, mbr,
clk, mem, urom, ireq, lack)
52
The Phase-Level Specification
A typical function specifying an
behavior from Jphase:
instruction's
F-de f phase_two rep (mir, mpc, reg, alatch, blatch,
mbr, mar, clk, mem, uromj
ireq, iack) =
(mir, mpc, teE,
EL (bt5_val (SrcA mir)) reg,
EL (bt5_val (SrcB mir)) reg,
mbr, mar, (T,F), mem, urom, ireq, Iack mir)
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The Electronic Block Model
The electronic
an interpreter.
block model is not specified as
• EBM is a structural specification.
• The specification






There are several abstract classes of objects





:,key The identifying tokens for instruc-
tions.
A stream:time of natural numbers.
We will prime class names to indicate that the
objects are from the implementing level.




inst_list :(,key x (,state-+ ,state))list
, , .... ,, ...... ,, ,
key : ,key -+ hum
select ' : ,state -+ ,key







.......:*state I -+ ,state
•"(time --, ,state I)






The instruction correctness lemma is impor-




is the generic version of that lemma
instruction:
INST_CORRECT s I inst =
(Impl s _) =_
Vt _ : _ime _.
let s-- (,_. substate(s' t')) in
let c-- (cycles(select(s _))) in
(select(s t') = (FST Cns_)) A
(clock(s _ t _) -- begin) =_








Using the predicate INST_CORRECT,
define the theory obligations:
we can
1. The instruction correctness lemma:
EVERY (INST_CORRECT s')inst_list
2. Every key selects an instruction:
Vk: ,key. (key k) < (LENGTH inst_list)
3. The instruction list is ordered correctly:











+ I Phase LevelInterpreter
ElectroniCModelBIOck I




We need to show a relationship between
state stream at the implementation level






The function f is a temporal abstraction func-
tion for streams.




An interpreter's behavior is specified as a pred-
icate over a state stream.
i--def INTERP s =
let n = (key(select(s t))) in
s(t + 1)= (eND (EL n inst_list))(s




Our goal is tO verify an interpreter, I with






is the abstract result:
Impl s_A (clock(s _ 0) -- begin) =#




(At :time. substate(s _ t)) and





the abstract interpreter theory
• Defining the abstract constants.
• Proving the theory obligations.
• Running a tool in the formal theorem prover.
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Definitions
We wish to instantiate the abstract interpreter
theory for the phase-level. The electronic
block model will be the implementing level.
Operation Instantiation
inst_list a list of instructions
key bt2_val
select GetP haseClock







After proving the theory obligations, we can
the instantiation.
let theorem_list =
inst ant iat e_abs tract_theorems
'gen_I '











"(A t:time. (mir t, mpc t, reg_list t,
alatch t, blatch t,
mbr_reg t, mar_reg t,








The Electronic Block Model
EBM rep (A t. (mir t, mpc t, re E t, alatch t, blatch t,
mbr t, mar t, clk t, mere t, urom,
ireq t, iack t)) =
3 opt ie_s sm_s iack_s
amux_s alu_s sh_s mbr_s mar_s rd_s wr_s
cselect bselect aselect
neg_f zero_f (float:time->bool).
DATAPATH rep amux_s alu_s sh_s mbr_s mar_s rd_s wr_s
cselect bselect aselect neg_f zero_f float
float ireq iack_s lack opc ie_s sm_s
elk mem reg alatch blatch mar_teE
mbr_re g reset_e ireq_e /_
CONTROL_UNIT rep mpc air clk amux_s alu_s sh_s mbr_s
• mar_s rd_s wr_s cselect bselect aselect neg_f
zero_f ireq iack_s opc ie_s sm_s urom
reset_e ireq_e
Fully expanded, the electronic block




• New architectural features.
• Composing verified blocks.
• Verifying operating systems.
• Gate-level verification.
• Byte-code interpreter verification.









mbr_reg t ,mar_reg t,
Phase_I
(mir t,mpc t,reg_list t,alatch t,blatch t,
mbr_re g t, mar_reg t, clk t ,mem t, urom) )
t,alatch t,blatch t,




• Cleared away all the irrelevant detail.
Formalized the notion of interpreter proofs
which has been used in several micropro-
cessor verifications.
• Provided a structure for future micropro-
cessor verifications.
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